home libri books Fumetti ebook dvd top ten sconti 0 Carrello


Torna Indietro

nedjah nadia (curatore); wang chao (curatore) - reconfigurable and adaptive computing

Reconfigurable and Adaptive Computing Theory and Applications

;




Disponibilità: Normalmente disponibile in 20 giorni
A causa di problematiche nell'approvvigionamento legate alla Brexit sono possibili ritardi nelle consegne.


PREZZO
90,98 €
NICEPRICE
86,43 €
SCONTO
5%



Questo prodotto usufruisce delle SPEDIZIONI GRATIS
selezionando l'opzione Corriere Veloce in fase di ordine.


Pagabile anche con Carta della cultura giovani e del merito, 18App Bonus Cultura e Carta del Docente


Facebook Twitter Aggiungi commento


Spese Gratis

Dettagli

Genere:Libro
Lingua: Inglese
Pubblicazione: 04/2018
Edizione: 1° edizione





Note Editore

Reconfigurable computing techniques and adaptive systems are some of the most promising architectures for microprocessors. Reconfigurable and Adaptive Computing: Theory and Applications explores the latest research activities on hardware architecture for reconfigurable and adaptive computing systems. The first section of the book covers reconfigurable systems. The book presents a software and hardware codesign flow for coarse-grained systems-on-chip, a video watermarking algorithm for the H.264 standard, a solution for regular expressions matching systems, and a novel field programmable gate array (FPGA)-based acceleration solution with MapReduce framework on multiple hardware accelerators. The second section discusses network-on-chip, including an implementation of a multiprocessor system-on-chip platform with shared memory access, end-to-end quality-of-service metrics modeling based on a multi-application environment in network-on-chip, and a 3D ant colony routing (3D-ACR) for network-on-chip with three different 3D topologies. The final section addresses the methodology of system codesign. The book introduces a new software–hardware codesign flow for embedded systems that models both processors and intellectual property cores as services. It also proposes an efficient algorithm for dependent task software–hardware codesign with the greedy partitioning and insert scheduling method (GPISM) by task graph.




Sommario

Reconfigurable SystemsEffective and Efficient Design Space Exploration for Heterogeneous Microprocessor Systems on Chip Chao Wang, Peng Chen, Xi Li, Xuda Zhou, Xuehai Zhou, and Nadia NedjahInteger DCT-Based Real-Time Video Watermarking for H.264 Encoder Amit M. Joshi, Vivekanand Mishra, and R.M. PatrikarFPGA-Accelerated Algorithm for the Regular Expressions Matching System Pawel Russek and Kazimierz WiatrCase Study of Genome Sequencing on an FPGA: Survey and a New Perspective Chao Wang, Peng Chen, Xi Li, Xiang Ma, Qi Yu, Xuehai Zhou, and Nadia Nedjah Network-on-ChipInterprocess Communication via Crossbar for Shared Memory Multiprocessor Systems on Chip Luiza de Macedo Mourelle, Nadia Nedjah, and Fábio Gonçalves PessanhaExtended Quality of Service Modeling Based on Multiapplication Environment in Network on Chip Abdelkader Saadaoui and Salem NasriAnt Colony Routing for Latency Reduction in 3D Network-on-Chips Luneque Del Rio Souza e Silva Jr., Nadia Nedjah, and Luiza de Macedo Mourelle Systems CodesignCodem: Software/Hardware Codesign for Embedded Multicore Systems Supporting Hardware Services Chao Wang, Xi Li, Xuehai Zhou, Nadia Nedjah, and Aili WangGreedy Partitioning and Insert Scheduling Algorithm for Hardware–Software Codesign on MPSoCsChao Wang, Chunsheng Li, Xi Li, Aili Wang, Fahui Jia, Xuehai Zhou, and Nadia Nedjah




Autore

Nadia Nedjah is a member of the Intelligent System Research Area in the Electronics Engineering Postgraduate Program at the State University of Rio de Janeiro. Dr. Nedjah is also the editor-in-chief of the International Journal of High Performance System Architecture and Innovative Computing Applications and an associate editor of more than 10 international journals, including the International Journal of Electronics, Integration, The VLSI Journal, Microprocessors and Microsystems, and Computer & Digital Techniques. She is the author or coauthor of more than 90 journal articles and more than 150 conference papers. Chao Wang is an associate professor in the School of Computer Science at the University of Science and Technology of China. Dr. Wang is also the technical program member for DATE, FPL, and FPT. He is the author or coauthor of more than 90 papers in international journals and conferences and an associate editor of several international journals, including Microprocessors and Microsystems, Computer & Digital Techniques, the International Journal of High Performance System Architecture, and the International Journal of Business Process Integration and Management.










Altre Informazioni

ISBN:

9781138894198

Condizione: Nuovo
Dimensioni: 9.25 x 6.25 in Ø 0.78 lb
Formato: Brossura
Illustration Notes:87 b/w images and 30 tables
Pagine Arabe: 222
Pagine Romane: xxiv


Dicono di noi