
Questo prodotto usufruisce delle SPEDIZIONI GRATIS
selezionando l'opzione Corriere Veloce in fase di ordine.
Pagabile anche con Carta della cultura giovani e del merito, Carta della Cultura e Carta del Docente
This book aims to clarify how to build the computational infrastructure for multi-access edge computing (MEC) from the perspectives of applications, system software, architecture, CAD, and devices. MEC enables the execution of processing tasks that are challenging for IoT devices without having to rely on the cloud, by equipping 5G/6G base stations with computational resources.
Following the introduction, Chapter 2 describes the multi-FPGA system that was developed for this project with various techniques to build FPGA clusters. Chapter 3 discusses the middleware for MEC and applications such as social implementation in nursing care facilities. Chapter 4 focuses on the roles of MEC, such as anonymization, data collection, and selection, and describes the technologies for utilizing MEC in the construction of smart cities. Chapter 5 discusses the realization of Robot Audition, one of the most promising applications expected to run on MEC. It introduces an attempt to implement HARK, a widely used platform, on MEC. Chapter 6 presents a new FPGA device, SLMLET, which is more cost-effective and power-efficient than conventional FPGAs and features communication links for multi-node systems. It is an ambitious chip equipped with variable-structure IP, differing from traditional FPGAs.
The readers will gain an understanding of MEC and related topics, as well as insight into its future potential. This knowledge is essential for engineers involved in cloud and edge computing, as well as those interested in FPGA and CAD technologies.
Chapter 1 Introduction.- Chapter 2 Multi-FPGA platforms as a host of MEC architecture.- Chapter 3 Middle for MEC architectures.- Chapter 4 Application for a smart city/community.-Chapter 5 Robot Audition.- Chapter 6 New devices.
Hideharu Amano received a Ph.D. in electric engineering from Keio University, Japan, in 1986. He is currently a Senior Fellow in the Systems Design Lab (d.lab) at the University of Tokyo, and Professor Emeritus at Keio University. His research interests include parallel architecture and reconfigurable computing.


Il sito utilizza cookie ed altri strumenti di tracciamento che raccolgono informazioni dal dispositivo dell’utente. Oltre ai cookie tecnici ed analitici aggregati, strettamente necessari per il funzionamento di questo sito web, previo consenso dell’utente possono essere installati cookie di profilazione e marketing e cookie dei social media. Cliccando su “Accetto tutti i cookie” saranno attivate tutte le categorie di cookie. Per accettare solo deterninate categorie di cookie, cliccare invece su “Impostazioni cookie”. Chiudendo il banner o continuando a navigare saranno installati solo cookie tecnici. Per maggiori dettagli, consultare la Cookie Policy.